Senior Staff Design Verification Engineer

Job Description

<p><p>Senior Staff Design Verification Engineer – AMD</p>
<p>Markham, Ontario, Canada</p>
<h3>Base pay range</h3>
<p>$187,200.00/yr - $280,800.00/yr</p>
<h3>What you do at AMD</h3>
<p>AMD’s mission is to build great products that accelerate next‑generation computing experiences—from AI, data centers, PCs, gaming, and embedded systems. As the Senior Staff Design Verification Engineer, you will help shape the future of AI and beyond, driving our culture of innovation, collaboration, and directness.</p>
<h3>Key Responsibilities</h3>
<ul>
<li>Lead projects independently, collaborating with global teams to meet specified goals within agreed timelines.</li>
<li>Conduct in‑depth analysis of logical design architectures and curate data insights for architectural assessments.</li>
<li>Enhance existing UVM test benches with advanced design verification methodology.</li>
<li>Implement new design features and functionalities.</li>
<li>Contribute to multi‑IP subsystem design and verification processes.</li>
<li>Ensure effective delivery of projects, adhering to established deadlines.</li>
<li>Maintain and advance AMD’s leading technological position in the industry.</li>
<li>Demonstrate technical leadership with proven innovation across projects and departmental confines.</li>
<li>Manage projects and processes with significant strategic or commercial impact and be accountable for resultant outcomes.</li>
<li>Innovate to address complex issues and promote forward‑thinking solutions across the organization.</li>
<li>Make influential technical decisions shaping product lines, go‑to‑market strategies, and customer satisfaction.</li>
<li>Offer strategic advisory support to management.</li>
<li>Mentor and guide experienced personnel towards growth and development.</li>
<li>Represent AMD in technical engagements with external partners, vendors, and the broader technical community.</li>
<li>Optimize test benches to achieve high levels of reusability, configurability, and scalability.</li>
<li>Advance the quality of ASIC design verification and simulation efficacy.</li>
</ul>
<h3>Preferred Experience</h3>
<ul>
<li>Extensive expertise in constructing scalable, configurable, and reusable design verification test benches.</li>
<li>Working experience in ASIC design and verification at IP, Subsystem, or SOC levels.</li>
<li>Preferred experience and understanding of IO protocols such as AXI, PCIe, IOMMU, and/or SDXI.</li>
<li>Proficiency in writing SystemVerilog, TLM‑2.0, C++ and/or SystemC models for simulation.</li>
<li>Hands‑on experience in developing UVM models, checkers, stimuli, constructing UVM register models, and applying constrained random methodologies.</li>
<li>Preferred strong working experience in scripting languages, including Shell, Perl and Python.</li>
<li>Competence in creating comprehensive test plans and validation vectors to ensure functional completeness.</li>
<li>Proficiency in verification design strategies, including assertion‑based design, code coverage, functional coverage, test planning, and back‑annotation techniques.</li>
<li>Versatile expertise in high‑level verification flows such as SV, UVM, and C++ with familiarity in industry‑standard verification tools.</li>
<li>Possess exceptional communication skills, both written and verbal in English.</li>
<li>Demonstrated strong problem‑solving and analytical capabilities.</li>
</ul>
<h3>Academic Credentials</h3>
<p>Major in EE, CS, CE or related. Bachelor or Master Degree.</p>
<h3>Location</h3>
<p>Markham, Ontario, Canada</p>
<h3>Benefits</h3>
<p>Benefits offered are described: AMD benefits at a glance.</p>
<h3>EEO Statement</h3>
<p>AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee‑based recruitment services. AMD and its subsidiaries are equal‑opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third‑party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.</p></p>
#J-18808-Ljbffr